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This paper presents a wide-area backup protection scheme that incorporates protection performance analysis based solely on voltage
from Phasor Measurement Units (PMUs). The system reports and summarizes information relating to fault detection, and identifi-
cation of the faulted circuit(s) protection/circuit breaker operation (i.e. whether it is correct or not), in a short period of time. It can
also be applied as an effective and relatively simple, fast, wide-area backup protection to improve the resilience of power systems.
Case studies are presented, where the proposed wide-area backup protection scheme is validated using the IEEE 14-bus network. It
is demonstrated that the proposed scheme is capable of correctly detecting faults (including high-resistance faults) in less than 100
ms from fault inception and can report on whether the protection/circuit breakers have operated as expected within a further 100
ms, thereby coordinating with existing protection systems with a view to enhancing the system reliability and security by appending
existing protection systems with system-wide information. Applicability of the developed system to large-scale power systems is
also demonstrated. Discussion relating to how this method can be cost effective through exploitation of existing PMU data, which
may already be used for other purposes, is included.
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1. Introduction
Backup protection plays a key role in isolating faults in the
events of failure in main protection systems, thus offering an ex-
tra layer of assurance for overall power system reliability. How-
ever, if the backup protection does not operate correctly, it can
also cause significant disruption to power supply. Presently, for
all feeders and interconnectors at transmission levels, the main
protection is typically provided by at least two independent dis-
criminative high-speed protection systems (i.e. distance and /or
line differential protection), the outputs of which are selectively
allocated to independent tripping systems with separate D.C.
supplies [1]. The backup protection is typically provided by
distance (e.g. zone 2 and 3), overcurrent and earth fault pro-
tection (typically with IDMT characteristics). It has been noted
that the root causes of a number of historical blackout events
were due to transmission backup protection not operating cor-
rectly [2–4], particularly with reference to zone 3 of distance
protection schemes. The increasing penetration of renewables
could lead to a significant reduction and increased variability in
fault levels. These changes in fault levels could introduce fur-
ther challenges to the backup zones of distance and overcurrent
protection, either rendering them prone to unwanted or non-
operation or requiring complex evaluation and possibly adap-
tion of settings based on prevailing system conditions [5].
The application of wide area measurements from PMUs for
backup protection is considered as an effective extra layer to
conventional backup protection [6]. PMUs and digital sub-
station technologies has seen a growing popularity and led to
increasing development of Wide-Area Monitoring, Protection
and Control (WAMPAC) functions [7]. PMUs can provide syn-
chronously measured data with high reporting rates (up to 200
Hz) [8, 9] to implement a variety of WAMPAC applications.
Currently, PMU protection applications mostly focus on backup
(often requiring current measurements), adaptation of protec-
tion settings and/or protection blocking in certain cases to en-
hance security [10–13]. Communication system delays associ-
ated with wide-area measurements, in most cases, are too long
for main short-circuit protection applications [6, 12]. However,
such measurements are adequate for wide-area monitoring and
backup protection schemes [14].
A wide range of wide-area backup protection (WABP)
schemes have been proposed and reported in [15–23]. The key
shortcoming of these systems is that they often require a rela-
tively high number of measurements and related data, including
both voltage and current and/or status of circuit breakers. As a
result, these schemes can be both expensive and complex when
considering the practical implementation in a wide area. Fur-
thermore, the need for both voltage and current measurements
at every feeder is likely to require relatively high processing
power, high resolution of data (e.g. sample-by-sample current
measurements), as well as adequate communication bandwidth
and infrastructure. There are three main categories of methods
reported in the literature concerning wide area fault detection
and backup protection: current differential based schemes ap-
plied to wide areas for backup; impedance-based methods us-
ing wide-area measurements of both voltage and current; other
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methods with requirements to gather the status of protective re-
lay devices. Current differential based methods, as reported in
[16, 17], can accurately detect faults and are immune to non-
fault transients such as load swings and temporary overloads.
However, such schemes require high volumes of measured data
and notably higher communication system performance than
the method reported in this paper. Impedance based methods
reported in [18–20] require both voltage and current measure-
ment, and they may be difficult to coordinate and could be
prone to issues associated with decreasing and variable sys-
tem strength (e.g. affecting remote infeed levels). Accordingly,
the zone reach accuracy of distance protection, especially for
backup zones (i.e. zone 2 and zone 3), could be compromised.
These issues will be more apparent with increasing penetration
of renewables [5]. A number of other methods, which require
information relating to the status of protection relay devices, are
proposed [6, 15, 21, 22]. These have purported advantages in
terms of simplicity, security and dependability. However, they
often require both current and voltage measurements, in addi-
tion to circuit breaker status data, potentially rendering them
impractical and costly.
To address the aforementioned shortcomings of the exiting
backup protection schemes, this paper presents a new wide-area
backup protection and protection performance analysis scheme
that only requires voltage measurements from the busbars (as
opposed to individual terminals). The proposed system is capa-
ble of providing relatively fast and accurate fault location to the
circuit/feeder level, followed by the analysis of protection and
circuit breaker performance from observed voltage magnitudes
and ability to provide backup protection for the network. It has
the following compelling benefits:
1. Fault detection, faulted line identification, and subse-
quent protection/circuit breaker performance analysis.
2. Cost-effective compared to the aforementioned other
wide-area backup protection schemes. The proposed
scheme only requires PMUs to be installed at the bus bar
level, as opposed to many other reported systems, which
require PMUs to be available at each feeder, thus re-
quiring additional measurement transformers (and mea-
surements of current in addition to voltage) and possibly
higher communications bandwidth and measurement res-
olution.
3. The system operates for faults at any location on the lines
- even very “close up” faults have no detrimental im-
pact on the proposed scheme, whereas impedance-based
schemes may be compromised in such situations.
4. The configuration and settings of the proposed scheme
can be readily and automatically recalculated if there is
a significant change in the power system structure and/or
fault levels, thus being highly adaptable to system oper-
ating conditions.
5. The proposed scheme can operate relatively fast, com-
pared to Zone 2 distance protection and overcurrent pro-
tection, due to the accurate identification of faulted feeder
– no need for long time delay for discrimination.
Figure 1: Single line diagram of a 5-node system
The remainder of the paper is structured as follows: Section
2 presents the design and operating principles of the proposed
wide-area backup protection scheme; Section 3 discusses the
setting of the proposed scheme; In Section 4, case studies us-
ing the IEEE 14-node system to validate the performance of the
scheme is presented; the applicability of the system to large-
scale power systems is discussed in Section 5; and conclusions
and future work are presented in Section 6.
2. Principle of Scheme Operation
2.1. Overview of the proposed scheme
In power systems, short circuit faults will typically lead to
voltage depressions measured at substations in the vicinity of
the fault. Using voltage measurement data supplied from re-
mote PMUs, the proposed scheme detects the presence of a
fault, identifies any subsequent status changes of circuit break-
ers solely from analysis of the measured voltage profile and
identifies the faulted feeder and any failure of protection or cir-
cuit breaker(s). Since the time required for analysis is short,
backup protection can also be provided with this information.
The proposed scheme consists of three main stages of oper-
ation: fault region identification; faulted feeder identification;
and backup protection based on the analysis of circuit breaker
status. The first stage is initiated if at least one voltage measure-
ment from any of the PMUs reduces below a certain threshold,
and it will generate a network region with multiple candidate
lines and nodes within which the fault occurs. The second stage
is based on the analysis of stage one outputs and the character-
istics of node voltage magnitudes to further locate the faulted
element. Based on the identified faulted element in the second
stage, the performance of the main protection and the operation
of the associated circuit breakers are analysed in the third stage,
which then enables the backup protection action. The detailed
operational principles of the three main stages are presented in
the following.
2.2. Stage one - fault region identification
In order to clearly explain the concept of the scheme, an ex-
ample of a 5-node radial system with a three-phase solid fault
close to node C, on the line connecting C and E, as shown in
Fig. 1, will be used.
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In stage one, the scheme monitors the voltage magnitudes
at all nodes via the PMUs and records the steady-state volt-
age magnitudes of all nodes. The pre-fault voltage magnitude
of node i is denoted as V i0, which belongs to a voltage set V
that contains pre-fault voltage magnitudes from all nodes. A
voltage depression will be observed at several locations around
the vicinity of a fault when it occurs and the operation of
the scheme is initiated by a pre-defined voltage threshold (the
threshold is a relative value to V i0). This is explained further
in Section 3.2. For the scheme, determinations are based on
the ratio of monitored voltage magnitudes of all nodes to their
pre-fault values V i0, which are denoted as ki, i.e. ki = Vi/V
i
0,
and the set containing ki from all nodes is denoted as K. If ki
of at least one node is lower than the threshold, the node with
the smallest ki (i.e. kmin), defined as Nmin, and is identified as a
node that is definitely connected to the faulted feeder. The volt-
age magnitude of Nmin is defined as Vmin. A subset of nodes is
then formed, which includes Nmin and all neighbouring nodes.
This subset of nodes, Nreg , defines the region of the network
where the fault is located. The corresponding subset of K, de-
noted as Kreg , contains the ki of all nodes within Nreg . The
set contains the voltage magnitudes of all nodes withinNreg is
denoted as Vreg .
For the scenario shown in Fig. 1, V i0 of all nodes is 1 p.u.
and for this fault, V3 would have the largest voltage depres-
sion. The voltage magnitudes (as well as ki) of the neighbour-
ing nodes (V2, V4 and V5) will depend on line lengths, the fault
levels within the system, the topology of the system and the
fault resistance. The impact of these factors is described fur-
ther in Section 3. The fault region can be identified as the area
bounded by nodes B, C, D and E. It is known that C is definitely
connected to the faulted feeders, and that the other node of the
faulted feeder must be withinNreg . That is, one of nodes B, D
or E.
2.3. Stage two - faulted feeder identification
The process of faulted feeder identification in stage two is
illustrated in Fig. 2, where it can be seen that the node setNreg ,
the corresponding Kreg set and Vreg set established in stage
one are used as the main inputs to stage two. If there are more
than two nodes in Nreg , then identification of the faulted cir-
cuit requires operation of one of the circuit breakers and a con-
sequent observable voltage magnitude change at a number of
PMUs. The assumption that at least one line-end primary pro-
tection operates correctly is resumed reasonable due to the re-
dundancy of two independent discriminative high-speed main
protection schemes and the communication channels, and of-
ten the use of different types of protection schemes in terms of
principles.The probability that all communication channels fail
at the same time is extremely low. The time period t, shown
in Fig. 2, is pre-defined and can be configured based upon the
anticipated maximum main protection fault clearance time (e.g.
140 ms in Great Britain [5]). The measured node voltages are
examined to identify any instances of voltage recovery, i.e. ei-
ther partial recovery due to the opening of one of the circuit
breakers only, or full recovery (restoration of the voltage to nor-
mal operational range), following the successful fault clearance
Figure 2: Flow chart of stage two-faulted feeder identification
at all terminals of the faulted feeder. If all voltages are fully
recovered during time t, then all protections/breakers have op-
erated correctly and no further analysis is required. Conversely,
if there is no voltage recovery observed within time t, then all
main protections would have failed at all line terminals (which
is highly unlikely) and the scheme can report upon the faulted
region (potentially containing several feeders) based on stage
one. In this stage, it is presumed that the main protection has
operated correctly at least at one end of the faulted feeder (the
probability of failure of both main protections at all terminals
of the line is assumed to be negligible).
With operation of line terminal protection schemes and their
controlled circuit breakers, there are four possible behaviour
patterns of the voltages within set Vreg that may be observed.
1) the voltage could remain unchanged; 2) it could reduce fur-
ther; 3) it could partially recover (e.g. by less than 90% of
the total voltage dip magnitude), or 4) fully recover (e.g. to
greater than 90% of the total voltage dip magnitude). The value
of 90% to signify full recovery is deemed acceptable. These
values have been proposed based on the results of extensive
simulations and can be modified if necessary. Fig. 3 shows the
voltage behaviours for the fault scenario depicted in Fig. 1. The
variable x indicates the maximum magnitude of the voltage dips
and y indicates any increase in voltages after the voltages have
reached their minimum values. A dedicated functional block
has been developed for capturing the values of x and y during
simulation. The fault is applied at 0.5 s in the simulation and it
is assumed that CB8 at node C operates correctly and opens 80
ms later at 0.58 s. A positive value of the ratio of y to x is used
to identify voltage recovery (which could be indicative of either
partial or full recovery). A ratio of y to x of greater than 0.9 in-
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dicates full recovery – e.g. in V5 in Fig. 3. A negative value for
y indicates a further depression after the initial depression (e.g.
V1, V2, V3 and V4).
It is very important to identify when a voltage has partially
or fully recovered (indicating that a circuit breaker has opened
and therefore protection has operated), and when it remains un-
changed or reduced further due to the operation of a circuit
breaker remote from the measured voltage location. These be-
haviour patterns provide indication for further analysis of cir-
cuit breaker status and faulted feeders.
During and following fault events that are not properly re-
sponded to correctly (i.e. a line terminal protection system or
its controlled breaker does not operate), realistically, only two
scenarios can be observed. Scenario 1 is where all elements
in set Vreg recover, but not all fully recover; while scenario 2
is where only some elements of set Vreg recover while the re-
maining voltages remain unchanged or decrease. A new set of
elements within set Nreg , from stage 1 containing all voltages
that subsequently exhibit partial recovery or full recovery be-
haviour is denoted as set Nup. The remaining elements within
the set Nreg which have not partially recovered or fully recov-
ered form the set Nother.
In scenario 1, if Vmin has not recovered most significantly
within set Vreg , then the faulted circuit is identified as the
feeder connected between Nmin and the node with the most sig-
nificant voltage recovery within set Nreg . Operational failure
of the protection/circuit breaker on this feeder at Nmin can be
reported. Otherwise, if Vmin has recovered most significantly
within the set Vreg , then the faulted circuit is identified as the
feeder connecting Nmin and the node with the lowest voltage
magnitude within set Nreg . Operational failure of the protec-
tion/circuit breaker on this feeder remote from Nmin can be re-
ported.
In scenario 2, if Vmin has recovered, the faulted circuit is
identified as the feeder connected between Nmin and the node
with the lowest voltage magnitude within Vother. Operational
failure of the protection/circuit breaker at the node on this
feeder remote from Nmin can be reported. Otherwise, the faulted
circuit is identified as the feeder within Nmin and the node with
the most significant voltage recovery within set Nup. Opera-
tional failure of the protection/circuit breaker on this feeder at
Nmin can be reported.
For the scenario depicted in Fig. 1, the resulting voltage
profiles are presented in Fig. 3. C is Nmin and, at the initial
stage, it can be deduced that the other node connected to the
faulted feeder is one of either nodes B, D or E. From around
0.6 s, there is no recovery behaviour for Vmin (V3), but V5 has
the most significant recovery (fully recovering to nominal from
0.64 s). Accordingly, the faulted circuit is then identified as
the feeder connected between C and E. However, the protection
or circuit breaker at C (CB7) has failed as the voltage remains
depressed after the opening of the circuit breaker at E - note
that all other voltages also remain depressed and do not recover
- in this case backup protection would be required to operate.
The system would quickly report on the failure of the protec-
tion/circuit breaker at C.
Figure 3: Voltage magnitudes of 5-bus system
2.4. Stage three - backup protection
With the analysis of the results from stage two - faulted cir-
cuit identification and main protection performance analysis,
backup protection can then be applied.
The scheme will send tripping signals to all closed neigh-
bouring (directly connect to the same node) circuit breakers
around the failed circuit breaker to provide backup protection.
For the 5-node case study shown in Fig. 1, the faulted circuit is
identified as the line connecting nodes C and E and the protec-
tion/circuit breaker at C is identified as having failed to operate
from stage two of the scheme operation. A trip signal will be
sent toCB4, CB5 andCB7 to disconnect the faulted circuit from
the system to provide backup protection.
2.5. Operation of unbalanced faults
Similar principles with detection of three-phase faults, other
types of faults can be detected by analysis of negative sequence
components (phase-phase faults) and zero sequence compo-
nents (unbalanced earth faults). Phase-phase faults will in-
troduce negative sequence components apart from positive se-
quence. Similarly, unbalanced earth faults will introduce zero
sequence components to the circuit. Negative sequence and
zero sequence voltages are used to identify unbalanced faults
in the scheme, since pre-fault values for negative and zero se-
quence voltages would normally be zero and will increase from
zero to above zero due to phase-phase faults or unbalanced earth
faults, which is more sensitive than positive sequence [24].
To demonstrate the operation of the scheme for unbalanced
earth faults, a single-phase to earth fault is applied close to node
C, on the line connecting C and E in the 5-node radial system
as shown in Fig.1.
For unbalanced earth faults (single-phase to earth or phase-
phase to earth faults), stage one can identify the occurrence of
faults and the corresponding fault region as presented in Fig.4.
Zero sequence voltage magnitudes are monitored and recorded
at all nodes in stage one. The meanings and characteristics of
variables in this scenario are similar to three-phase fault sce-
narios but have different denotations to distinguish. The zero
sequence voltage magnitudes of node i is denoted as V0i, which
belongs to a voltage set V. The pre-fault zero sequence volt-
age magnitude of node i is denoted as V i00, which belongs to
a voltage set V that contains pre-fault zero sequence volt-
age magnitudes from all nodes. Similar to three-phase fault
identification process, for each cycle of fault identification, V i00
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Figure 4: Flow chart of stage one for unbalanced earth faults - fault region
varies with time but fixed before occurrence of a fault. A rise
of zero sequence voltage magnitudes will be observed at sev-
eral locations around the vicinity of a fault when it occurs and
the operation of the scheme is initiated by a pre-defined volt-
age threshold k0Th. the decisions are made based on the differ-
ence between monitored zero sequence voltage magnitudes of
all nodes to their pre-fault values V i00 , which are denoted as k0i,
i.e. k0i = V0i - V i00, and the set containing k0i from all nodes is
denoted asK. SetK is introduced to easily compare the rise
of voltage instead of the absolute value of zero sequence volt-
age, which would be more flexible when pre-fault voltages have
offsets. Before occurrence of an unbalanced earth fault, k0i is
always around 0. With occurrence of an unbalanced earth fault,
k0i of node i around the fault, will increase. If k0i of at least one
node is above the threshold, the node with the largest k0i (i.e.
k0max), defined as N0max, and is identified as a node that is def-
initely connected to the faulted feeder. The voltage magnitude
of N0max is denoted as V0max. Based on topology of the network,
a subset of nodes is then formed, which includes N0max and all
neighbouring nodes. This subset of nodes, Nreg , defines the
region of the network where the fault is located. The corre-
sponding subset of K, denoted as Kreg , contains the k0i of
all nodes within Nreg . The corresponding subset of V , de-
noted as Nreg , contains the V0i of all nodes within Nreg .
Same as three-phase fault scenario, all voltages (V0i) are rela-
tive values to nominal voltages and expressed in p.u.
For the scenario shown in Fig.1, V0i of all nodes is 0 p.u.
before fault occurrence and with a single-phase to earth solid
fault, k03 (V03) would have the largest rise. The fault region can
be identified as the area bounded by nodes B, C, D and E. It is
known that C is definitely connected to the faulted feeders, and
Figure 5: Flow chart of stage two for unbalanced earth faults - faulted feeder
identification
that the other node of the faulted feeder must be within Nreg ,
which is one of nodes B, D or E.
Under the assumption that the primary protection has oper-
ated correctly at least one end of the faulted feeder, the opera-
tion of stage two is illustrated in Fig.5.
If there is at least one node in Vreg , then identification of
the faulted circuit requires operation of one of the circuit break-
ers and a consequent observable zero sequence voltage mag-
nitude V0i change at a number of PMUs. The time period t,
shown in Fig.5, is the same as the one defined for three-phase
fault identification, which is discussed in Section2.3. The mea-
sured node zero sequence voltage magnitudes V0i are examined
to identify any instances of zero sequence voltage recovery, i.e.
either partial recovery due to the opening of one of the circuit
breakers only, or full recovery (falling back to the pre-fault volt-
age level), following the successful fault clearance at all termi-
nals of the faulted feeder. If all voltages are fully recovered dur-
ing time t, then all protections/breakers have operated correctly
and no further analysis is required. Conversely, if there is no
voltage recovery observed within time t, then all primary pro-
tections would have failed at all line terminals (which is highly
unlikely) and the scheme can only report upon the fault region
(potentially containing several feeders).
With operation of line-terminal protection schemes and
their controlled circuit breakers, there are four possible be-
haviour patterns of the elements within set Vreg that may be
observed. 1) it could remain unchanged; 2) it could further
increase 3) it could partially recover, or 4) fully recover (e.g.
falling back with greater than 90% of the total voltage rise mag-
nitude). The value of 90% to signify full recovery is deemed
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Figure 6: Zero sequence voltage magnitude of 5-bus system
acceptable, which have been proposed based on the results of
extensive simulations and can be modified if necessary. Fig.6
shows the voltage behaviours for the fault scenario depicted in
Fig.1. The variable x0 indicates the maximum magnitude of the
voltage rise and y0 indicates any drop in voltages after the volt-
ages have reached their maximum values. The fault is applied
at 0.5 s in the simulation and it is assumed that CB8 at node C
operates correctly and opens 80 ms later at 0.58 s. A positive
value of the ratio of y0 to x0 is used to identify voltage recovery
(which could be indicative of either partial or full recovery). A
ratio of y0 to x0 of greater than 0.9 indicates full recovery – e.g.
in V05 in Fig.6. A negative value for y0 indicates a further rise
after the initial rise (e.g. V01, V02, V03 and V04).
It is very crucial to identify when a voltage has partially
or fully recovered (indicating that a circuit breaker has opened
and therefore protection has operated), and when it has gone
up further due to the operation of a circuit breaker remote from
the measured voltage location. These behaviour patterns pro-
vide indication for further analysis of circuit breaker status and
faulted feeders. During and following fault events that are not
properly responded to correctly, the only two scenarios that can
be observed are similar to those of Three-phase fault scenar-
ios. Scenario 1 is all elements in set Vreg recover, but not
all fully recover; while scenario 2 is only a subset of Vreg
have their voltage recovered. A new set of elements within set
Nreg , from stage 1 containing all voltages that subsequently
exhibit partial recovery or full recovery behaviour is denoted
as set Nup. The remaining elements within the set Nreg ,
which have not partially recovered or fully recovered form the
set Nother. In scenario 1, if V0max has not recovered most
significantly within set Vreg , then the faulted circuit is identi-
fied as the feeder connected between N0max and the node with
the most significant voltage recovery within set Nreg . Op-
erational failure of the protection/circuit breaker on this feeder
at N0max can be reported. Otherwise, if V0max has recovered
most significantly within the set V0reg, then the faulted circuit
is identified as the feeder connecting N0max and the node with
the largest k0i within set Nreg . Operational failure of the pro-
tection/circuit breaker on this feeder remote from N0max can be
reported. In scenario 2, if V0max has recovered, the faulted cir-
cuit is identified as the feeder connected between N0max and the
node with the highest k0i within Vother. Operational failure of
the protection/circuit breaker at the node on this feeder remote
from N0max can be reported. Otherwise, the faulted circuit is
identified as the feeder within N0max and the node with the most
significant voltage recovery within set Nup. Operational fail-
ure of the protection/circuit breaker on this feeder at N0max can
be reported.
For the scenario depicted in Fig.1, the resulting voltage pro-
files are presented in Fig.6. C is N0max and, at the initial stage,
it can be deduced that the other node connected to the faulted
feeder is one of either nodes B, D or E. From around 0.6 s,
there is no falling back behaviour for V0max (V03), but V05 has
the most significant recovery (fully recovering to pre-fault from
0.64 s). Accordingly, the faulted circuit is then identified as the
feeder connected between C and E. However, the protection or
circuit breaker at C (CB7) has failed as the voltage remains as-
cent after the opening of the circuit breaker at E - note that all
other voltages also remain ascent and do not fall back - in this
case backup protection would be required to operate. The sys-
tem would quickly report on the failure of the protection/circuit
breaker at C.
The operational methodology of phase-phase fault are the
same as of unbalanced faults, apart from the quantity evaluated
is negative sequence voltage magnitude. To enhance the fo-
cus of the paper, the details and repetitive procedure for phase-
phase fault operational methodology is not presented in this pa-
per.
3. Evaluation of Scheme Capability
In order to determine the general applicability of the pro-
posed scheme to a range of different network topologies and
fault levels, it is important to quantify factors such as the high-
est detectable fault resistance and the magnitudes and thresh-
olds of voltage dips that can be used to detect the presence of
faults. A simplified system model is used to determine the high-
est detectable fault resistance and the associated minimum mag-
nitudes of voltage depressions that would be observed at nodes
for a fault with the aforementioned resistance value. This infor-
mation could then be used to “set” the proposed backup protec-
tion scheme.
3.1. Simplified equivalent system model
In order to ascertain the highest detectable fault resistance
for different scenarios and/or to determine the appropriate set-
ting of voltage thresholds for fault identification, a 2-bus sim-
plified equivalent model derived from the system under study
has been developed, as shown in Fig. 7.
Since the structure of transmission and sub-transmission
level networks is typically meshed, the equivalent model uses
an “artificial” line (Zart) to represent the paths connected in par-
allel (in an interconnected system) with the line ZL that is di-
rectly connected between the nodes.
For any specific line within a network, the parameters of
the equivalent 2-bus model can be calculated using data from
fault level studies. Fig. 7 shows this, but for the reduced model,
where the “artificial” line represents the impedance between the
two nodes via the alternative parallel routes through the inter-
connected network. Fault scenarios 1 and 2 are solid single
phase to earth faults at A and B respectively. Single phase to
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Figure 7: Single line diagram of simplified equivalent 2-bus model for system:
(a) solid single phase to earth fault occurs at A. (b) solid single phase to earth
fault occurs at B
earth faults are applied, since positive, negative and zero se-
quence components are all involved in a single phase to earth
fault as shown in Fig. 8 (a) and (b), which are corresponding to
scenarios of (a) and (b) in Fig. 7 respectively. As the parameters
of the system will not change with variation of fault types, all
positive, negative and zero sequence parameters of the system
can be calculated in this situation.
For both (a) and (b) of Fig.8, from top to bottom, the cir-
cuits are orderly positive, negative and zero sequence. N0, N1,
N2 are the neutral points of zero sequence, positive sequence
and negative sequence circuits (the voltage magnitudes of neu-
tral points are zero). The following are the parameters that
don’t change with variation of fault locations on line L: V1 and
V2 are the source voltage without source impedances.
Zs1 1 and Zs1 2 are the positive sequence source impedances of
G1 and G2 respectively. Similarly, Zs2 1 and Zs2 2 are the neg-
ative sequence source impedances and Zs0 1 and Zs0 2 are the
zero sequence source impedances of G1 and G2 respectively.
ZL1, ZL2 and ZL0 are the positive sequence, negative sequence
and zero sequence impedance of line L.
R f is the fault resistance. As for both scenarios, solid fault is
applied, R f is 0 when calculating equivalent circuit parameters.
For the scenario that fault happens at node A (as shown in (a)
of Fig.8) – scenario 1: V1 1 and V2 1 are the calculated internal
source voltages without impact of source impedance.
VA1 1 and VB1 1 are the positive sequence source voltages that
can be directly measured from A and B. Similarly, VA2 1 and
VB2 1 are the negative sequence source voltage and VA0 1 and
VB0 1 are the zero sequence source voltage of node A and B re-
spectively.
Zart1 1, Zart2 1 and Zart0 1 are the positive sequence, negative
sequence and zero sequence impedance of the “artificial line”
which is an equivalent of the interconnection between node A
and B.
VL1 1, VL2 1 and VL0 1 are the positive sequence, negative se-
quence and zero sequence voltage drop of line L / the “artificial
line”.
I f1 1, I f2 1 and I f0 1 are the positive sequence, negative se-
quence and zero sequence total fault current at the fault location
(node A in this scenario).
IL1 1, IL2 1 and IL0 1 are the positive sequence, negative se-
quence and zero sequence current flowing through line L to-
wards fault.
I2 f 1 is the positive sequence current flow from G2 towards
fault.
For the scenario that fault happens at node B – scenario 2,
the quantities marked in (b) of Fig.8 have the similar meanings
to the quantities marked in (a) of Fig.8 as explained above. All
the parameters in the system (both measured quantity and cal-
culated quantity) are phasors, which include both magnitudes
and angles.
As the sequence component circuits are connected in series
when single-phase to earth fault is applied (for both scenarios),
total fault current for sequence components are the same (I f1 1
= I f2 1 = I f0 1; I f1 2=I f2 2=I f0 2).
In order to calculate the parameters of the 2-bus equiva-
lent model, the following parameters are needed to be mea-
sured/calculated in the full model:
1. Fault current flowing through line L towards the fault:
IL1 1, IL2 1 and IL0 1 for scenario 1 and IL1 2, IL2 2 and
IL0 2 for scenario 2.
2. Voltage magnitudes at node A and node B (source mag-
nitudes with consideration of source impedance): VA1 1,
VB1 2, VA2 1, VB2 1, VA0 1 and VB0 1 for scenario 1. VA1 2,
VB1 2, VA2 2, VB2 2, VA0 2 and VB2 2 for scenario 2.
3. Total fault current at fault location: I f1 1, I f2 1 and I f0 1
for scenario 1 and I f1 2, I f2 2 and I f0 2 for scenario 2.
With the values measured/ calculated above, the followings
are the target parameters needs to be identified for 2-bus equiv-
alent model:
1. Voltage source internal impedance: Zs1 1, Zs1 2, Zs2 1,
Zs2 2, Zs0 1 and Zs0 2.
2. Impedance of the “artificial line” Zart1 1, Zart2 1, Zart1 2,
Zart2 2, Zart0 1, and Zart0 2.
3. Source voltage magnitudes without internal source
impedance: V1 and V2.
All the parameters in the system (both measured quantity
and calculated quantity) are phasors, which include both mag-
nitudes and angles.
3.1.1. Negative sequence parameter calculation
To calculate negative sequence parameters of the 2-bus
equivalent circuit, Equation (1) is created based on Kirchhoff’s
Voltage Law (KVL); Equation (2) is created based on Kirch-
hoff’s Current Law and (KCL) and Equation (3) is based on
KCL and Ohm’s law. Equation (1) is to represent intermedi-
ate quantity VL2 1 and VL2 2 by other quantities (either are the
known ones or the ones remain to be solved). Zs2 1 and Zs2 2
can be calculated by Equation (1) and Equation (2). Zart2 1 and
Zart2 2 can be calculated by equation Equation (1) and Equation
(3). VL2 1 = IL2 1 × ZL2VL2 2 = IL2 2 × ZL2 (1)−I f2 1 = VA2 1/Zs2 1 + (VA2 1 + VL2 1)/Zs2 2−I f2 2 = VB2 2/Zs2 2 + (VB2 2 + VL2 1)/Zs2 1 (2)Zart2 1 = VL2 1/(−(VA2 1 + VL21 )/Zs2 2 − IL2 1)Zart2 2 = VL2 2/(−(VB2 2 + VL22 )/Zs2 1 − IL2 2) (3)
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Figure 8: Sequence components of single-phase to earth fault: (a) fault at A (b) fault at B
3.1.2. Zero sequence network parameter calculation
Similarly with negative sequence, in order to calculate zero
sequence parameters of the 2-bus equivalent circuit, Equation
(4) is created based on KVL; Equation (5) is created based on
KCL and Equation (6) is based on KCL and Ohm’s law. Zs0 1
and Zs0 2 can be calculated by Equation (4) and Equation (5).
Zart 1 and Zart0 2 can be calculated by equation Equation (4) and
Equation (6). VL0 1 = IL0 1 × ZL0VL0 2 = IL0 2 × ZL0 (4)−I f0 1 = VA0 1/Zs0 1 + (VA0 1 + VL0 1)/Zs0 2−I f0 2 = VB0 2/Zs0 2 + (VB0 2 + VL0 1)/Zs0 1 (5)
Zart0 1 = VL0 1/(−(VA0 1 + VL0 1)/Zs0 2 − IL0 1)Zart0 2 = VL0 2/(−(VB0 2 + VL0 2)/Zs0 1 − IL0 2) (6)
As the assumed equivalent circuit ignores shunt elements
such as line capacitances, the calculated impedance of the “arti-
ficial line” based on scenario 1 and scenario 2 (Zart2 1 and Zart2 2
for negative sequence; Zart0 1 and Zart0 2 for zero sequence) may
have slightly different values compared to the actual situation
based on a full network model. However, it has been deter-
mined that the difference in practical situations is not signifi-
cant (less than 0.18% for IEEE 14-bus system), and therefore,
will not impact on the overall capability and performance of the
scheme.
For the validation of the scheme, Zart2 (negative sequence
impedance of the “artificial line”) and Zart0 (zero sequence
impedance of the “artificial line”) are therefore taken as an av-
erage of the value calculated in scenario 1 and scenario 2 to
minimize the error introduced by any limitations of the assumed
equivalent circuit, as demonstrated in Equation (7).Zart2 = (Zart2 1 + Zart2 2)/2Zart0 = (Zart0 1 + Zart0 2)/2 (7)
3.1.3. Positive sequence parameters calculation
For positive sequence, line impedances and source
impedances are the same as the negative sequence, which are
presented in Equation (8).
Zs1 1 = Zs2 1




Internal source voltage (without source impedance) can be
calculated in positive sequence circuit. Similarly to the calcu-
lation of impedance of “artificial line”, the neglect of shunt ele-
ments such as line capacitances in equivalent circuit, the calcu-
lated internal source voltages without source impedance-based
on scenario 1 and scenario 2 (V1 1 and V2 1 under scenario 1
and V1 2 and V2 2 under scenario 2) may have slightly differ-
ent values compared to the actual situation based on a full net-
work model. However, it has been determined that the differ-
ence in practical situations does not have significant impact to
the scheme (less than 0.18% difference in calculated ’artificial
line’ impedance for IEEE 14-bus system), and therefore, will
not have impact on the overall capability and performance of
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the scheme. To minimize the error introduced by any limita-
tions of the assumed equivalent circuit, V1 and V2 are taken as
an average of the value calculated in scenario 1 and scenario 2,
as shown in Equation (13).
For scenario 1, as shown in Equation (9), intermediate quan-
tity I2 f 1 is represented by known quantity IL1 1 and calcu-
lated quantities Zart1 and ZL1 based on Kirchhoff’s Current Law
(KCL).
I2 f 1 = IL1 1/Zart1 × (ZL1 + Zart1) (9)
Internal source voltages without source impedance (V1 1
and V2 1) can be calculated by Equation (10), which is created
based on Kirchhoff’s Voltage Law (KVL) and Ohm’s law.V1 1 = VA1 1 + I2 f 1 × Zs1 2 + IL1 1 × ZL1V2 1 = VA1 1 + Zs1 1 × (I f1 1 − I2 f 1) (10)
For scenario 2, as shown in Equation (11), intermediate
quantity I1 f 2 is represented by known quantity IL1 2 and cal-
culated quantities Zart1 and ZL1 based on Kirchhoff’s Current
Law (KCL).
I1 f 2 = IL1 2/Zart1 × (ZL1 + Zart1) (11)
Internal source voltages without source impedance (V1 1
and V2 1) can be calculated by Equation (12), which is created
based on Kirchhoff’s Voltage Law (KVL) and Ohm’s law. V1 2 = VB1 2 + I1 f 2 × Zs1 1 + IL1 2 × ZL1V2 2 = VB1 2 + Zs1 2 × (I f1 2 − I1 f 2) (12)V1 = (V1 1 + V1 2)/2V2 = (V1 2 + V2 2)/2 (13)
3.2. Configuration of the developed scheme
The worst case with respect to fault detection for a three-
phase fault is when a fault is at a location on the feeder which
results in the lowest positive sequence terminal voltage depres-
sion for a fixed fault resistance.The worst-case with respect
to fault detection for an unbalanced earth fault or phase-phase
fault is when a fault is at a location on the feeder which results
in the lowest zero (unbalanced earth fault) or negative (phase-
phase fault) sequence terminal voltage increase for a fixed fault
resistance. In order to find the highest detectable fault resis-
tance for a pre-determined voltage threshold, the worst-case
fault position on the line needs to be identified, which results in
the minimum positive sequence voltage depression (for three-
phase faults) or minimum zero (unbalanced earth fault) or neg-
ative (phase-phase fault) voltage increase at the line end. If a
fault with a resistance that can be detected in the aforemen-
tioned worst-case scenario, then it is considered that this resis-
tive fault is also delectable in all the other locations in the line.
For the proposed scheme, it considers there is a fault if the
voltage of at least one of the two nodes connected to the faulted
line is less than a threshold. In order to find the highest de-
tectable resistive fault for a given network, a method for au-
tomatically identifying this worst case and highest detectable
Figure 9: Flow chart of configuration determination
fault resistance, has been developed. This information can be
used to specify the voltage thresholds for a given maximum
fault resistance, or conversely to specify the maximum fault
resistance that could be detected for a pre-determined voltage
threshold.
Four steps are included in the method. As the calculations
are based on the simple 2-bus equivalent circuit and the the pa-
rameters have already been calculated in Section 3.1, the overall
process is much simpler and faster compared to a simulation-
based solution using a full power network model. For a three
phase fault, the steps are demonstrated in Figure 9 and ex-
plained below.
1. Step 1: For a fixed feeder with solid fault with m=0 (fault
location on the feeder at node A), calculate VA and VB
and choose the smaller value of VA and VB, denoted as
kmin. Record kmin.
2. Step 2: Increase the value of m from 0 to 1 incrementally
(fault location on the feeder from node A to node B) and
repeat step 1. Find the maximum kmin and corresponding
value of m and record these as the worst-case values.
3. Step 3: Repeat step 2 with fault resistance increasing
from 0 to a suitably high fault resistance value.
4. Step 4: If the target is to find the highest detectable fault
resistance for a predetermined voltage threshold, then the
value of fault resistance corresponding to the scenario
when kmin is equal to the predetermined voltage thresh-
old is determined, based on the results of step 3. This
is shown for the IEEE 14-bus system in Fig. 10. Sim-
ilarly, voltage thresholds can also be determined for a
given maximum fault resistance.
Sharing the same principle, for an unbalanced earth fault (or
phase-phase fault), the steps are explained as below.
1. Step 1: For a fixed feeder with solid single phase to
earth fault with m=0 (fault location on the feeder at node
A), calculate VA01 and VB01 (VA01 and VB01 for phase-
phase fault) and choose the larger value of k0A1 and k0B1
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(k0A1 and k0B1 represent for the difference between “dur-
ing fault” zero sequence voltage magnitude and pre-fault
zero sequence voltage magnitude of node A and B re-
spectively), denoted as k0max. Record k0max.
2. Step 2: Increase the value of m from 0 to 1 incrementally
(fault location on the feeder from node A to node B) and
repeat step 1. Find the minimum value of k0max and cor-
responding value of m and record these as the worst-case
values.
3. Step 3: Repeat step 2 with fault resistance increasing
from 0 to a suitably high fault resistance value.
4. Step 4: If the target is to find the highest detectable fault
resistance for a predetermined voltage threshold, then the
value of fault resistance corresponding to the scenario
when k0max is equal to the predetermined voltage thresh-
old is determined, based on the results of step 3. Sim-
ilarly, voltage thresholds can also be determined for a
given maximum fault resistance.
4. Case Studies
The operation of the scheme presented in Section 2 has been
demonstrated using case studies conducted by Simscape Elec-
trical package based upon the IEEE 14-bus system as shown in
Fig. 10. The studies only consider the 132 kV system elements.
Measurements are collected from PMU models created by the
University of Strathclyde (10kHz,P class with a reporting rate
of 50 Hz)[25–27].
4.1. Simplified equivalent system model
The 14-bus model is used to derive a set of 2-bus simpli-
fied models (as described in Section 3.1). The calculated 2-bus
equivalent circuit parameters for each of the 132 kV lines (7 in
total) in the 14-bus model are as shown in Table 1.
Slight differences exist between Zart1 1 and Zart1 2 (between
Zart0 1 and Zart0 2), which can be quantified using Equation (14).
As can be seen from Table 1 the difference is less than 0.18%
for all lines which is considered acceptable and can be ne-
glected. Zart1 (and Zart0) is then defined as an average value
(complex number)of Zart1 1 and Zart1 2 (Zart0 1 and Zart0 2) to
minimize any error introduced by this equivalent circuit ap-
proach.
∆Zart1 = |Zart1 1 − Zart1 2|/min(Zart1 1,Zart1 2)∆Zart0 = |Zart0 1 − Zart0 2|/min(Zart0 1,Zart0 2) (14)
4.2. Highest detectable fault resistance identification and
threshold setting calculation
According to the 2-bus equivalent parameters presented in
Table 1 and the method explained in Section 3.2, the highest
detectable resistance corresponding to predetermined voltage
threshold settings can be established.
For a specific feeder, the first step is to define a voltage
threshold that can be used to identify the presence of faults.
Figure 10: Single line diagram of IEEE 14-bus system
The second step is to calculate the “worst case” for all scenar-
ios with resistance from 0 to a relatively high resistance. The
final step is to identify the highest detectable resistance with
results from the second step as demonstrated in Section 3.2.
In order to test and validate the method, a threshold of 85%
of pre-fault voltage is specified for three phase faults, which is
step one. As the threshold is a proportional value of pre-fault
voltage, variations in the prevailing pre-disturbance voltage will
not impact the scheme. For the second step, all worst-case sce-
narios for fault resistance from 0 to a relatively high resistance
are automatically calculated as reference for the final step. For
illustrative purposes, the results for line 3 are shown in Fig. 11.
It can be observed that with a voltage depression threshold of
15%, the fault resistances for scenarios when terminal voltage
(k1) is just at the threshold are between 30 and 40 Ω. The fault
resistance calculated in scenario when VB is equal to the thresh-
old is identified as the highest detectable fault resistance for line
3 (with m=0.62 as shown in Fig. 11 (b)) - the final step. Us-
ing this threshold, the maximum fault resistances that will be
detected as faults are shown in Table 2. The values for m indi-
cate the fault location for the highest detectable fault resistance
which results in the smallest voltage depression. For example,
for line 3, R fmax is selected for the scenario where VB (node 4
in Fig. 10) is 85% of the initial voltage. The worst case cor-
responds to m=0.62 (i.e. a fault at a location 62% of the line
length away from node 3 in Fig. 10).
Table 2 indicates that the proposed scheme can be used
to analyse the protection performance anywhere within the
test system for fault resistances up to 34.6 Ω, although us-
ing higher voltage thresholds would increase the maximum de-
tectable fault resistance, at the potential expense of triggering
system operation for non-fault transients - the “strength” or pre-
vailing fault levels in the system could be used to configure
the voltage thresholds and corresponding maximum detectable
fault resistances in an actual application.
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Positive (and negative) sequence (Ω)
Line Zs1 1(Ω) Zs1 2(Ω) Zart1 1(Ω) Zart1 2(Ω) Zart1(Ω) ∆Zart1
1 11.01∠1.47 28.38∠1.44 70.21∠1.27 70.33∠1.27 70.27∠1.27 0.18%
2 14.21∠1.40 48.75∠1.44 60.47∠1.17 60.46∠1.17 60.47∠1.17 0.02%
3 39.24∠1.45 21.38∠1.38 86.04∠1.25 86.01∠1.26 86.03∠1.25 0.03%
4 34.08∠1.37 23.68∠1.41 32.45∠1.16 32.44∠1.16 32.44∠1.16 0
5 15.69∠1.41 34.58∠1.43 24.13∠1.23 24.12∠1.23 24.13∠1.23 0.03%
6 10.29∠1.47 32.50∠1.44 30.56∠1.22 30.56∠1.22 30.56∠1.22 0
7 16.31∠1.41 29.87∠1.45 23.38∠1.24 23.37∠1.24 23.38∠1.24 0.13%
Zero sequence (Ω)
Line Zs0 1(Ω) Zs0 2(Ω) Zart0 1(Ω) Zart0 2(Ω) Zart0(Ω) ∆Zart0
1 6.95∠1.47 30.44∠1.44 182.56∠1.30 182.66∠1.31 182.61∠1.30 0.06%
2 18.80∠1.38 39.56∠1.46 161.12∠1.20 166.11∠1.19 166.11∠1.19 0%
3 33.24∠1.45 57.41∠1.31 398.91∠1.24 398.60∠1.24 398.75∠1.24 0.08%
4 66.28∠1.29 64.25∠1.33 465.02∠1.14 465.09∠1.14 465.06∠1.14 0.02%
5 17.91∠1.39 92.66∠1.33 87.03∠1.22 86.99∠1.22 87.01∠1.22 0.05%
6 6.47∠1.46 85.50∠1.35 122.48∠1.18 122.34∠1.17 122.41∠1.18 0.11%
7 17.95∠1.38 90.08∠1.35 89.81∠1.23 89.78∠1.23 89.79∠1.23 0.04%
Table 1: Calculated parameters for 2-bus equivalent circuits
Figure 11: Highest detectable fault resistance identification for line 3: (a) rela-
tionship between k3 and R f (b) relationship between worst case fault locations
and R f
Line R fmax(Ω) m Threshold voltage Case
1 16.6 0 kA 1
2 25 0 kA 2
3 34.7 0.62 kB 3
4 31.7 0.62 kB 4
5 16.6 0 kA 5
6 25 0 kA 6
7 25 0 kA 7
Table 2: Highest fault resistance for different feeders
Figure 12: Test results for fault on Line 1
4.3. Case study results and validation of the proposed scheme
Fig. 12 demonstrates operation of the scheme via a “time-
line” illustrating the positive sequence voltage magnitude pro-
files for a scenario where Line 1 is faulted with a three phase
fault. Solid lines and dashed voltage traces represent the system
without and with the backup scheme respectively. The detec-
tion of the fault and the backup protection operation occur at
0.56 s and 0.66 s respectively.
In order to validate the operation of the scheme, faults with
a corresponding protection/circuit breaker failure at one line
end for all 132 kV lines in the system (under the worst-case
scenarios) have been simulated and the scheme responses are
shown in Table 3, where FR represents faulted region and FF
represents faulted feeder. Case 1-7 correspond to the scenar-
ios shown in Table 2. CB is the protection/breaker that oper-
ates correctly, while CB f is the failed protection/breaker. This
means that there are two case studies for each line correspond-
ing to a failure of protection/breaker at each line end. t f o is
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Scenarios Outputs
Case CB FR t f o(s) FF t f l(s) CB f CBbck
1
1 1,5 0.6 1 0.66 2 3,11,13,G2
2 1,5 0.6 1 0.66 1 9,G1
2
3 1,2,6,7 0.6 2 0.66 4 5,G3
4 1,2,6,7 0.6 2 0.66 3 2,11,13,G2
3
5 1,2,6,7 0.6 3 0.66 6 7,12,16,17
6 1,2,6,7 0.6 3 0.66 5 4,G3
4
7 4,5,7 0.6 4 0.66 8 10,14,15
8 4,5,7 0.6 4 0.66 7 6,12,16,17
5
9 4,5,7 0.6 5 0.66 10 10,14,15
10 4,5,7 0.6 5 0.66 9 1,G1
6
11 1,2,6,7 0.6 6 0.68 12 6,7,16,17
12 1,2,6,7 0.6 6 0.68 11 2,3,13,G2
7
13 1,2,6,7 0.6 7 0.68 14 8,10,15
14 1,2,6,7 0.6 7 0.68 13 2,3,11
Table 3: Test results of three phase faults
the time of fault identification (all faults occur at 0.5 s with the
operational circuit breaker opening at 0.58 s). CBbck represents
the protection/circuit breakers which are subsequently sent trip-
ping signals to effect backup protection. All faults applied are
three-phase resistive faults. t f l is the time when the analysis is
complete and the system has reported upon the faulted circuit
and failed protection/breaker.
It is clear from the test results that the scheme operates cor-
rectly and in a timely fashion for all of the 14 tests under “worst
case” fault resistance scenarios. For all cases, fault occurrence
and the faulted region are identified within 80 ms after fault oc-
currence and the precise fault location (in terms of the faulted
circuit) and failed protection/circuit breaker can be identified
within a further 100 ms after operation of one of the line-end
circuit breakers. Thus, the overall operation time of the system
before sending tripping signals is always less than 180 ms in
this case. There may be small additional delays associated with
PMU data concentration and communications, but these delays
are not expected to be sufficiently lengthy to compromise the
applicability of the scheme, which will be discussed in detail in
Section 4.4.
With similar test procedure, Fig. 13 demonstrates the oper-
ation of the scheme with zero sequence profiles for a scenario
where Line 1 is faulted with a single phase to earth fault. Solid
lines and dashed voltage traces represent the system without
and with the backup scheme respectively. Fault occurs at 0.2s
with CB1 operates at 0.28 s. The detection of the fault and the
backup protection operation occur at 0.26 s and 0.36 s respec-
tively.
With a 2% of zero sequence threshold, the tested results are
presented in Table 4. The threshold 2% is a reasonable thresh-
old, since the typical accuracy classes for voltage transformers
are 0.3%, 0.6% and 1.2% for voltages within range of ±10% of
nominal range [28]. Based on sequence-component theory, un-
der the boundary scenario (high impedance fault), where zero
Figure 13: Test results for singe phase to earth fault on Line 1
sequence voltage equals to 2% of the initial voltage magnitude,
the phase magnitude of the faulted phase is 94% of the nominal
voltage, which is within the range of ±10% of nominal range
and therefore accuracy classes are 0.3%, 0.6% and 1.2%. Since
the phase voltage drop in this scenario is 6% which is much
higher than the maximum acceptable errors of transformer [29].
Therefore the 2% threshold is reasonable with consideration of
accuracy of voltage transformers.
For all cases, fault resistance varies from 1 Ω to 241 Ω with
increment of 20 Ω for each line and the highest detectable fault
resistance for single phase to earth faults from the tests can be
up to 241 Ω. Fault occurrence and the faulted region identifi-
cation are within 100 ms after fault occurrence and the precise
fault location (in terms of the faulted circuit) and failed protec-
tion/circuit breaker identification are within a further 100 ms
after operation of one of the line-end circuit breakers. Com-
pared with existing backup protection, e.g. Zone 2 of distance
protection, the sensitivity of the scheme is relatively high (Zone
2 resistive reach in the UK is typically less than 50 Ω [1]).
In contract, the proposed scheme is capable of detecting high
resistive faults (i.e. over 241Ω). It should be noted that the
proposed scheme is considered to provide an additional (eco-
nomical) way of accelerating the vast majority of backup pro-
tection operations rather than complete substitution, and hence,
improving system resilience and security.
The proposed scheme, which only requires voltage mea-
surements at busbar levels, shows strong strengths in many as-
pects compared with current-based wide-area methods that re-
quire both voltage and current measurements.
1. The maximum fault resistance our scheme can detect
is higher than many current-based schemes proposed in
[15, 17].
2. Due to the accurate identification of faulted feeder,
the scheme can operate relatively fast compared to
impedance based methods proposed in [19].
3. Our scheme can report the status of protection devices to
help the operators to make decision compared to other
current-based schemes proposed in [15–19].
4.4. Impact of communication latency
Communication latency is a key issue to consider when
evaluating the performance of schemes using wide area mea-







1 101 100 80
2 201 100 80
3 241 100 100
4 241 80 80
5 101 100 100
6 241 100 100
7 241 100 100
Table 4: Test results of single-phase to earth faults
pendent on the infrastructure and technologies used and co-
bigskipuld lead to delays in the operation of this scheme. How-
ever, according to [30], the requirement for maximum point-to-
point latency for wide-area monitoring and protection schemes
is 35-55 ms. Based on this specification, the impact of com-
munication latency could lead to a maximum fault detection
time of 135 ms and circuit breaker status analysis time of 235
ms, which is still faster than conventional backup protection
schemes, while retaining the benefits (selectivity, relative sim-
plicity, utilizing existing PMUs, reduced number of IEDs, etc.).
In terms of data loss issues, Phasor Data Concentrators
(PDCs) are typically used for processing and aggregating PMU
data. There is extensive research has been conducted to handle
such degraded communication performance for wide-area pro-
tection and control. Therefore, the data loss handling is not the
focus of the paper. One of the most widely used methods is the
interpretation of missing data, where the PMU data is buffered
for a certain time period and the system will attempt to interpo-
late the missing data from the packet arriving before and after
the missing packet [31, 32].
5. Applicability to Large-Scale Systems
In order to apply the scheme to an actual power system with
potentially large number of nodes, a distributed wide-area hier-
archy is proposed as shown in Fig. 14. Each area consists of
several substations equipped with PMUs. The distributed pro-
cessors handle the PMU data from their corresponding areas
only. In the first instance, the distributed processor identifies
whether the area includes a node with a voltage below the pre-
set threshold. Subsequently, the node with the lowest voltage
within the area is identified and noted, which is stage one of the
scheme as explained in Section 2.2.
If more than one area indicates the presence of a fault, the
central processor is then initiated to determine, through com-
parison, the smallest ki from the areas where voltages have
fallen below the threshold. The node with the lowest voltage
magnitude among these areas is assigned as Nmin - the node
with lowest ki in the network. If Nmin is not a boundary node,
the faulted circuit is identified within the corresponding area
which includes Nmin. The faulted region in this case includes
Nmin and all neighbouring nodes. Only the distributed proces-
sor corresponding to this area is required for further analysis,
as only one area is involved and no information from other
Figure 14: Scheme structure for application in real networks
areas is required. The process follows the stages as outlined
in Sections 2.3 (faulted circuit breaker identification) and 2.4
(backup protection). However, when Nmin is a boundary node,
the faulted circuit can be within either of the neighbouring areas
as the faulted region includes Nmin and all neighbouring nodes.
in this case, multiple areas are involved, so the central processor
is needed to analyse the information from all associated areas.
With inputs from stage one applied to those areas, a combined
faulted region is formed, which is then analysed by the cen-
tral processor to identify the faulted circuit and protection fail-
ure (stage two), followed by the backup protection if required
(stage three).
6. Conclusions
A PMU based wide-area backup protection scheme with
a protection/circuit breaker performance analysis function has
been presented in this paper, using only voltage magnitudes as
input. The system identifies the presence of faults, identifies the
faulted feeder, analyses protection performance, reporting on
any failures of circuit breakers to operate and provides backup
protection in case of any main protection/breaker failure. The
presented scheme has been validated using the IEEE 14-bus
system. It is shown that the system can effectively detect faults
(including resistive faults) anywhere in the test system within
100 ms. The subsequent faulted circuit identification and pro-
vision of information relating to protection/circuit breaker fail-
ure can be provided within a further 100 ms. Backup protec-
tion function of the scheme (sending tripping signals to protec-
tion/circuit breakers) can be initiated immediately after faulted
circuit identification and protection performance analysis. Ad-
ditionally, a hierarchical decision making structure for applica-
tion in large networks is proposed and explained. It has been
demonstrated that the scheme can act as a fast, cost-effective
wide-area backup protection and information/reporting system.
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